



Fig. 1

0








Fig. 4

<u>LMA</u>	CS L Bit	CS D Bit	Operating Mode
0	×	0	16 Bit Mode
0	×	1	32 Bit Mode
1	0	. 0	16 Bit Compatibility Mode
1	0	1	32 Bit Compatibility Mode
1	1	0	32/64 Mode
1	1	1	Reserved

70

Fig. 5

Override P	None	REX	(66H , 67H)	
32/64 Mode	Operand Size	32 bits	64 bits	16 bits
32/04 WOUE	Address Size	64 bits	DNA	32 bits
32 Bit Mode Incl.	Operand Size	32 bits	DNA	16 bits
Compatibility Mode	Address Size	32 bits	DNA	16 bits
16 Bit Mode Incl.	Operand Size	16 bits	DNA	32 bits
Compatibility Mode	Address Size	16 bits	DNA	32 bits

72

Fig. 6




Fig. 7




Fig. 8

<u>Change</u>	Check	
LME 0 → 1	If PG=1 then exception	
LME 1 → 0	If PG=1 then exception	
PG 0 →1	If LME=1 and PAE=0 then exception	
PAE1→0	If LMA=1 then exception	

90 —

Fig. 9




Fig. 10




Fig. 11






Fig. 12




Fig. 13

10/15




Fig. 14




Fig. 15




Fig. 16

13/15





Fig. 17



15/15




Fig. 19

\